Abstract-Optimal performance of background limited thermal detectors requires adequate control over all relevant sources of incident electromagnetic radiation. In addition to the radiant power incident from the scene of interest, undesired or spurious power can potentially couple to the sensor via its bias and readout circuitry employed to operate the device. One means of limiting the contribution of this stray radiation is to filter or block leakage associated with electrical connections in the detector environment. Here we discuss a fabrication methodology for realizing compact planar filters embedded in the wall of the detector enclosure whose tailored response controls the propagation of light through the far infrared. This approach consists of fabricating an array of boxed-stripline transmission line blocking filters to control thermal radiation incident via this path. Topologically, each superconducting center conductor is encased by a silicon dioxide dielectric insulator and surrounded by a metallic shield to form a single mode transmission line structure. We report on achieved attenuation and return loss and find that it replicates simulated data to a high degree.
I. INTRODUCTION
S TATE-OF-THE-ART superconducting detectors, for example, transition edge sensors (TES) [1] , [2] microwave kinetic inductance detectors (MKIDs) [3] , [4] , magnetic calorimeters (MagCal) [5] , and magnetic penetration depth thermometers (MPT) [6] , offer noise equivalent powers (NEP) which approach those of the fundamental physical background within certain bands. Such detectors are extensively employed in current and future far-infrared and X-ray astronomical obser- vatories as ultrasensitive probes of the contents of the Universe. One potential barrier to achieving the lowest NEP possible for a given detector is radiation leakage via electrical connections. Superconducting detectors require two or more electrical connections, either in the form of bias lines or microwave readout lines, in order to operate. These connections link the detectors to both readout and biasing electronics at higher temperatures, which are located either within or outside of the cryostat. The current generation of low background detectors typically operate at a bath temperature T < 0.1 K. Thus, microwave thermal radiation (and, if present, spurious electrical signals from the readout) can potentially couple to the sensor independent of the intended optical path (see Fig. 1 ). If unmitigated, the impact of such undesired radiation coupling can have a quite significant impact; a prior study [7] estimated that the power radiated down the bias lines to the detector in a typical cryostat is of order 0.1 pW. The common approach to block unwanted high frequency radiation is through the use of dissipative filters [8] . Perhaps the most effective dissipative filters are the metallic "powder" filters [7] , [9] , [10] . This consists of loading an epoxy with a metallic powder and embedding the bias/readout lines in the resultant lossy dielectric mixture. These filters are widely used, because, in small numbers, their fabrication and system integration is relatively simple and cost-effective. Furthermore, because they largely rely on dielectric absorption, they are especially effective at blocking millimeter to submillimeter radiation if mass and volume are not primary design considerations.
The benefit gained from using powder filters can be substantial in low background applications. For example, Stevenson et al., [7] observed a reduction in stray power on their Si bolometers by a factor 700 when a powder filter was employed. Unfortunately, in order to provide sufficient attenuation, powder filters are typically relatively long and wide (∼1 and 5 cm, respectively). This makes their integration difficult for close-packed arrays of superconducting detectors used in astronomical instrumentation. Furthermore, their capacitance is on the order 100 pF/line. This makes it difficult to obtain a good impedance match between the filter and subsequent readout electronics. Variations on this theme have achieved a good impedance match [11] , [12] and are suitable for filtering a modest number of bias and readout lines.
In this paper we present a means of fabricating novel compact, planar, and superconducting (within the operating band) thermal blocking filters. These filters have a boxed stripline geometry in which a superconducting center conductor is encased in a silicon dioxide dielectric surrounded by a metallic "box" with a rectangular cross-section. Below the center conductor T c , a lowpass cutoff of 2 GHz can be obtained with cascading stop band filters [13] - [16] . Above T c the filter serves as a resistive line, thereby attenuating the propagation of radiation down the stripline structure. The metallic box width sets the signal mode limit of the filter and prevents parasitic leakage in the band of interest. In other words, the power absorbed by each of the cascading filters is confined within the individual fabricated metallic cavities surrounding each filter. Furthermore, this type of geometry allows for compact and modular low pass filters to be realized which can be easily integrated with kilopixel focal plane detector architectures. Consequently, it is envisioned that these filters can find application in a wide variety of detector systems.
II. FILTER FABRICATION
A cartoon which summarizes the fabrication process in crosssection is shown in Fig. 2 . The fabrication is conducted on degenerately-doped Si (001) wafers (ρ = 1 − 5 mΩ − cm). In order to simplify the design and mitigate problems associated with electromagnetic field phase delays inside the substrate material, a thin metallic layer is deposited on top of it. We have experimented with different metallic layers, which include sputtered Al, Nb, and Ti as well as electron-beam deposited Ti/Au/Ti. In all cases, these layers adequately provide the conductance required to mitigate the phase delays. However, the choice of bottom conductor metal impacts subsequent fabrication processes.
The next process involves deposition of the first dielectric layer, which consists of 4 μm of SiO 2 . The fabrication of this layer is conducted in two steps. A thin (0.3 μm) layer of SiO 2 is first deposited via RF magnetron sputtering. Then, the remaining SiO 2 is deposited via plasma enhanced chemical vapor deposition (PECVD) using an SiH 4 /O 2 plasma. The motivation behind this processing method is that the PECVD material is somewhat mechanically unstable; we have found that during wirebonding of the completed filter parts, it is possible break through the PECVD oxide and thereby electrically short the bonding pad to the bottom ground. This problem is remedied by using the much denser sputter deposited film. While depositing both types of oxide films the substrate temperature is maintained below 150 C. This is done to mitigate grain coarsening or interdiffusion (for Ti/Au/Ti) of the bottom ground plane layer, which can result in its delamination from the substrate. In order to obtain a dense SiO 2 film, using a low temperature PECVD process, we apply an RF reverse bias on the substrate during deposition. Whereas the refractive index of the SiO 2 deposited while the RF bias is on is identical to that of the literature value of amorphous silica (=1.46) the index is only 1.35 when it is off. This is an indication that contaminants, for instance, H 2 O, are present when the oxide films are deposited without a reverse bias.
The center conductor's superconducting properties determine, in part, the filter's lowpass performance. The maximum bias current that can flow through a line is set by the center conductor's critical current density and the frequency regime in which the filter is non-dissipative is set by its superconducting gap. It is important to note that for the filters described here, the onset of the next higher mode is significantly higher than the gap of the center conductor materials (Al, Mo, and Nb). Thus, the signal is confined within the box with negligible radiation and becomes dissipative above the gap frequency of the center conductor in use, which is 115 GHz, 65 GHz, and 660 GHz, for Al, Mo, and Nb, respectively.
Fabrication of the center conductor consists of DC magnetron sputtering deposition of the metals either on the unpatterned SiO 2 substrate, which is then followed by photolithographic patterning and a reactive ion etch (RIE) process, or through a liftoff mask and subsequent liftoff in acetone. In both approaches, a sloped sidewall profile is desirable in order to minimize voids between the center conductor and top dielectric layers. We can control the slope of etched Nb (Mo) thin films by adjusting the oxygen concentration in the CF 4 /O 2 (SF 6 /O 2 ) plasmas. If a smooth SiO 2 surface is desired, we can adjust the undercut of our liftoff masks either via O 2 ashing, for germanium/polymer liftoff masks [17] or via overdeveloping for photoresist/polymer masks. A plan view image of a lifted off Nb stripline filter is shown in Fig. 3 .
Fabrication of bonding pads is integrated with the deposition of the center conductor layer. We use reactive magnetron sputtering to deposit a thin TiN layer on top of the Nb, Mo, or Al. The reason for using this material is because it can be easily wirebonded and is resistant to corrosion, which makes it a good etch stop.
A second SiO 2 layer, which is 2 μm thick, is then deposited on top of the center conductor via PECVD. In order to make electrical contact between the top and bottom ground planes this layer as well as the first SiO 2 layer must be etched so that vias can be formed. We have explored various methods for performing the etching. One method involves the use of an AZseries positive photoresist as an etch mask and a CF 4 /CHF 3 /Ar RIE etch process. We find that the inclusion of CHF 3 as well as increasing the plasma generator power increases the etch selectivity of SiO 2 to photoresist while the inclusion of Ar reduces the degree of SiO 2 undercut. This method also stops well on Ti and TiN etch stop as they are not etched. An Al etch stop may also be used, but we find that a whitecolored passivation layer, possibly AlF3, forms on top of it. The passivation layer is difficult to remove (without attacking the Al) and makes wirebonding difficult to perform. This, thereby, makes Al an undesirable etch stop material.
The primary issue with using our dry etch process to remove the SiO 2 is that the photoresist has a tendency to flake off the substrate in small (∼100 μm 2 ) patches. We have addressed this issue by first depositing a thin layer of Al on top of the substrate, after which photoresist is deposited. The etch mask is completed by etching Al in a phosphoric acid-based wet chemical etchant. The Al acts both as a photoresist adhesion promoter and an etch mask; in the small regions where the photoresist flakes off, the oxide is protected by the Al.
In a similar vein, we have used an Al/photoresist etch mask to wet etch the SiO 2 . When using an Al-loaded fluorine-based etchant (Transene Silox Vapox III), we see over an order of magnitude reduction in the amount of oxide undercut when us- ing Al/photoresist etch mask as compared to using photoresist alone. It is important to note that the wet etchant slowly attacks Ti and TiN. Thus, one must carefully monitor the process. A comparison of SiO 2 on completed filter chips is shown in Fig. 4 . One notes that the dry etched films have a much steeper sidewall profile than the wet etched films.
The final fabrication process involves patterning and deposition of the top ground plane material. This material comprises the sides and the top of the microstrip line "box" and, for this reason, needs to conformally coat the SiO 2 dielectric and bottom ground plane. We have developed two different methods of fabricating the top ground plane. The first method involves magnetron sputter deposition of thick (∼2 μm) Cu films (with a thin Ti adhesion layer). The Cu is then patterned via photolithography and etched using a nitric acid-based etchant. This method is reliable and easy to incorporate into the fabrication process. The main problem with Cu is that it easily corrodes in air. Thus, in order to make a filter which is immune from corrosion, we have fabricated filters with Au top ground planes. This consists of depositing a thin Ti/Au (20 nm/200 nm) electroplating seed layer via planetary mode electron beam deposition. We then electroplate through a Parylene-C electroplating mask. The mask is formed by first vapor depositing the Parylene, patterning it with positive photoresist, and etching it via O 2 ashing. The gold is electroplated using a sulfite-based electroplating solution (Transene TG-25 RTE), the Parylene etch mask is ashed away, and the Au seed layer is patterned with positive photoresist and etched in an iodine-based solution.
A plan view of a yielded filter chip is shown in Fig. 5 . 
III. FILTER TESTING
The filter chip is packaged in a copper box with SMA connections and Duroid fanout boards at either end. The device is surrounded with 75 μm of indium foil. This is done in order to prevent radiation leakage around the chip, heat-sink it to the package, and to prevent damaging the chip due to thermal mismatch between it and the package.
We have performed microwave measurements, at 4.2 K, of the chips and find that their response is very similar to that of a simulated circuit (Fig. 6) . Spurious responses are observed between 7 and 12 GHz, and we believe that this is mainly due to the small gap in the seals between the two SMA connectors. The total capacitance of the SMA connectors and packaged filter chip to ground is 22 pF. Thus, they will be much easier to integrate, as compared to powder filters, with high impedance amplifiers.
IV. CONCLUSION
We have presented a fabrication methodology for realizing compact planar thermal bias filters with a boxed-stripline geometry. In order to achieve this, we have developed novel methods to deposit and etch the thick SiO 2 dielectric and liftoff the superconducting center conductor layers. We demonstrate the validity of our methodology by producing filters whose cryogenic microwave performance matches that of the simulated design.
